


CS 315-02 Processor Decoding 2025-10-30

Lab 09 testing

PC



255

254

1

0


word
4 bytes


Memory

addr_byte


$$\text{addr_word} = \text{addr_byte} / 4$$

$$\text{addr_word} = \text{addr_byte} \gg 2$$






(1)





(2)




*

(3)



Shift amt 2 bits





0
1
2
3
4

Shift and 3 bits




4 bits

2^7








Reg Decoder




Immediate Decoder



S-Type Immediate



Goal: construct a 64 bit signal value



How to implement the sign extender

